J Real-Time Image Proc (2007) 2:249–258
DOI 10.1007/s11554-007-0065-6

SPECIAL ISSUE

# An FPGA-based accelerator for Fourier Descriptors computing for color object recognition using SVM

**Fethi Smach · Johel Miteran · Mohamed Atri · Julien Dubois · Mohamed Abid · Jean-Paul Gauthier**

Received: 10 May 2007 / Accepted: 16 November 2007 / Published online: 4 December 2007


**Abstract** Fourier Descriptors (FD) can be used as feature vector components in various applications, such as real-time color object recognition or image retrieval. The full process is composed of the feature extraction followed by a classification step performed using support vector machine (SVM). In order to accelerate the computation of FD, a hardware implementation using FPGA technology is presented in this paper. We evaluated classification performance with respect to lighting variations and noise sensibility. Several experiments were carried out on three databases. Then an efficient architecture for FD computation on FPGAs is proposed and designed as accelerator. The WildCard is used to prototype this implementation. This design can have an operation speed up of approximately 10 compared to the standard software PC implementation.

**Keywords** Fourier Descriptors · Color object recognition · Field programmable gate array (FPGA) · SVM

## 1 Introduction

Feature extraction and object recognition are subjects of extensive research in the field of image processing. Color object recognition is widely used in the machine vision industry in real time applications. A central issue is the recognition of objects independently of their position. To do this, the real-time extraction of invariant descriptors with respect to similarity transformations, while taking the local texture into account, remains a crucial challenge: it often consumes most important of the computation time of the recognition process. We, therefore, focused on the acceleration of feature computation in this paper. In other works, authors have dealt with the classification implementation issue [1–3].

The recognition process is divided into two parts: the training (the off-line phase) and decision steps (the on-line phase) (Fig. 1). The result of the training step is the model determined by the support vector machine (SVM)-based method [4]. During the decision step, the object is classified using a feature vector, the classifier and the model, which was previously computed.

Fourier Descriptors (FD) are used as feature vector components in various applications, such as object classification, and image retrieval [5, 6]. Gauthier et al. [7] proposed a family of invariants in translation, rotation, and scale. Fonga [8] extended the FD, defining Similarity Descriptors and applying them to gray level images. We extended the notion of Fourier Descriptor invariants to color images classification in [9]. As mentioned above, our aim here is to accelerate the computation of FD with hardware implementation. We propose in this paper efficient hardware architecture for FD implementation on field programmable gate arrays (FPGAs). FPGAs were originally developed for hardware circuit designs. They may be used as powerful computing systems for image processing algorithms [6, 10–12]. These computations can be performed much faster than on the host PC, mainly because of the high parallelism allowed by the internal structure of the

F. Smach (✉) · J. Miteran · J. Dubois · J.-P. Gauthier
Le2i Faculté Mirande Aile H. Université de Bourgogne,
BP 47870, 21078 Dijon, France
e-mail: fethi.smach@u-bourgogne.fr; smach_fethi@yahoo.fr

F. Smach · M. Abid
Laboratoire CES, ENIS, Sfax, Tunisia

M. Atri
Laboratoire EμE, FSM, Monastir, Tunisia




**Fig. 1** Recognition steps

component. Thus, the FPGA devices on which such applications are built offer a good medium for implementing complex computational tasks characterized by high throughput and low latency requirements, providing orders of magnitude speedup in application processing at a fraction of the cost per processing operation. On the other hand, pre-designed intellectual property (IP) cores for FPGA represent a huge intellectual and financial wealth that must be leveraged by any high-level tool targeting reconfigurable platforms. These IP cores come in the form of synthesizable HDL code or even lower level descriptions. They vary drastically with respect to their control and timing protocol specifications, which are intended to be interfaced to HDL-based designs. Several projects have focused on bus wrapping that connects IP cores with microprocessors. In [13], Mukherjee describe a system level approach for interfacing IP blocks generated by the behavioral synthesis tool itself. In [14], Guo proposed an automation of IP core interface generation for reconfigurable computing. The main contributions of this paper are: the application of FD to color object recognition and the development of a hardware accelerator for feature invariant computing. The work reported in this paper can be combined with the previous work by Miteran et al. who proposed in [15] a hardware implementation of an approximation of the SVM decision function.

This paper is organized as follows: Sect. 2 is a review of FD and SVM based classifiers. Section 3 describes the evaluation of classification performances using software implementation. In Sect. 4, we propose our hardware architecture. Section 5 concludes the paper.

## 2 Review of Fourier Descriptors and SVM classifier

There exists an extensive literature, which addresses both the theoretical and applied aspects of invariant descriptors. It is important that such invariants fulfill certain criteria such as low computational complexity and completeness. A complete invariant implies that two objects have the same shape if and only if their invariant descriptors are the same. The invariant property is relative only to a certain transformation. A feature vector of a Fourier Descriptor invariant with respect to similarity transformations (rotation, translation and scale) is used as an input in a SVM-based classifier. This section will first give a brief definition and outline the elementary properties of Fourier Descriptor invariants. This is then followed by a brief description of a SVM classifier.

### 2.1 Definition of Fourier Descriptors

The FD are defined as follows. Let $f$ be a square summable function on the plane, and $\hat{f}$ its Fourier transform:

$$\hat{f}(\xi) = \int_{\mathbb{R}^2} f(x)\exp\left(-j\langle x|\xi\rangle\right)\mathrm{d}x \tag{1}$$

where $\langle .|. \rangle$ is the scalar product in $\mathbb{R}^2$.

If $(\lambda,\theta)$ are polar coordinates of the point $\xi$, we shall again denote $\hat{f}(\lambda,\theta)$ the Fourier transform of $f$ at the point $(\lambda,\theta)$. Gauthier defined the mapping $D_f$ from $\mathbb{R}_+$ into $\mathbb{R}_+$ by

$$D_f(\lambda) = \int_0^{2\pi} \left|\hat{f}(\lambda,\theta)\right|^2 \mathrm{d}\theta \tag{2}$$

$D_f$ is the Fourier Descriptor of the image $f$, i.e. the feature vector which describes each image and will be used as an input in the supervised classification method.

### 2.2 Properties of Fourier Descriptors

The FD, calculated according to the Eq. (2), have several elementary properties which are crucial for invariant object recognition [7]:

The FD are motion and reflexion-invariant:

- If $M$ is a "Motion" and $f$ and $g$ are images such as $g(x) = (f \circ M)(x)$, where $(f \circ M)(x)$ is a composed function: $f$ applied to $M(x)$. Thus, images $g$ and $f$ have the same descriptors $D$:

$$D_g(\lambda) = D_f(\lambda), \quad \forall\lambda \in \mathbb{R}^2 \tag{3}$$

- If there exists a reflexion $\Re$ such that $g(x) = (f \circ \Re)(x)$,

$$D_g(\lambda) = D_f(\lambda), \quad \forall\lambda \in \mathbb{R}^2 \tag{4}$$

Motion descriptors are scaling-invariant:

- if $k$ is a real constant such as $g(x) = f(kx)$,

$$D_g(\lambda) = \frac{1}{k^4} D_f\left(\frac{\lambda}{k}\right), \quad \forall \lambda \in \mathbb{R}^2 \tag{5}$$

The Fourier transform $\hat{f}$ will be computed from the FFT estimation.

### 2.3 Review SVM-based classification

It has been shown that the SVM method provides very good results in many practical cases [16, 17]. SVM is an universal learning machine developed by Vladimir Vapnik [4] in 1979. A review of the basic principles follows, using the example of a two-class problem (whatever the number of classes, the problem can be reduced, by a "one-against-others" method, to a two-class problem). The SVM performs a mapping of the input vectors (objects) from the input space (initial feature space) $R^d$ into a high-dimensional feature space $Q$; the mapping is determined by a kernel function $K$. It finds a linear decision rule in the feature space $Q$ in the form of an optimal separating boundary, which leaves the widest margin between the decision boundary and the input vector mapped into $Q$. This boundary is determined by solving the following constrained quadratic programming problem:

Maximize:

$$\mathrm{W}(\alpha) = \sum_{i=1}^{n} \alpha_i - \frac{1}{2} \sum_{i=1}^{n} \sum_{j=1}^{n} \alpha_i \alpha_j y_i y_j K\left(x_i, x_j\right) \tag{6}$$

Under the constraints

$$\sum_{i=1}^{n} \alpha_i y_i = 0 \tag{7}$$

and $0 \leq \alpha_i \leq T$ for $i = 1, 2, \ldots, n$ where $x_i \in R_d$ are the training sample set vectors, and $y_i \in \{-1,+1\}$ the corresponding class label. $T$ is a constant needed for non-separable classes. $K(u,v)$ is an inner product in the feature space $Q$ which may be defined as a kernel function in the input space. The condition required is that the kernel $K(u,v)$ be a symmetric function which satisfies the following general positive constraint:

$$\iint_{R_d} K(u,v) g(u) g(v) \mathrm{d}u \, \mathrm{d}v > 0 \tag{8}$$

which is valid for all $g \neq 0$ for which $\int g^2(u) \mathrm{d}u < \infty$ (Mercer's theorem).

The choice of the kernel $K(u, v)$ determines the structure of the feature space $Q$. A kernel that satisfies the Eq. (8) may be presented in the form:

$$K(u,v) = \sum_k a_k \Phi_k(u) \Phi_k(v) \tag{9}$$

where $a_k$ are positive scalars and the functions $\Phi_k$ represent a basis in the space $Q$. We use a radial basis function (RBF) SVM:

$$K(x,y) = \mathrm{e}^{\left(\frac{-\|x-y\|^2}{2\sigma^2}\right)} \tag{10}$$

The separating plane is constructed from those input vectors, for which $\alpha_i \neq 0$. These vectors are called *support vectors* and reside on the boundary margin. Mapping the separating plane back into the input space $R_d$, gives a separating surface which forms the following nonlinear decision rules:

$$C(x) = \mathrm{Sgn}\left(\sum_{i=1}^{Ns} y_i \alpha_i \cdot K(\mathrm{s}_i, \mathrm{x}) + b\right) \tag{11}$$

This robust method is not often used for high-speed decision problems such as fast video, because of the complexity of the decision rule. Nevertheless, we have shown that real-time performance can be obtained. Indeed, we proposed in previous studies [5, 15] a FPGA-based implementation of an approximation of the SVM decision rule. If we combine this implementation of the decision function with the implementation of the FD computation described below, it will be possible to implement the full real time recognition process using a single FPGA component.

## 3 Performance evaluation

Performance evaluation is a critical step, which has to be performed in order to validate an object recognition algorithm. The test protocol used for performance evaluations is a standard cross-validation method (SVM classification error measurements based on multiple tests using separated training and decision sample sets). We tested our approach using several standard databases, and we evaluated the robustness against noise addition and light variation.

### 3.1 General evaluation

The first database is the COIL-100 [18], which is composed of color images of 100 different objects, where 72 images of each object were taken at pose intervals of 5°. The images were pre-processed in such a way that each of them fits the size of 128 × 128 pixels. The second and third databases are composed of images of human faces. Indeed, face recognition is a difficult problem for which many methods have been examined [19, 20].

The ORL database [21] used in this paper is composed of 400 gray level images of size 112 × 92; there are 40

faces with ten images per face. The images are taken at different moments in time, with varying lighting conditions, facial expressions (open/closed eyes, smiling/not-smiling), and facial details (glasses/no glasses). All the subjects are an up-right, frontal position (with tolerance for some pose variation).

The AR-faces database was created by Martinez in the computer vision center [22]. It contains over 4,000 color images corresponding to 126 people's faces (70 men and 56 women). Images feature frontal view faces with different facial expressions, illumination conditions, and occlusions (sunglasses and scarf). Each image in the database consists of a 786 × 576 array of color pixels (RGB).

The error rate is shown in Table 1; we have compared our descriptors to other classification families of invariants, such as Zernike moments [23].

Other methods in the literature testing the COIL-100 database provide error rates ranging from 12.5 to 0.1%, see for instance [24].

It is clear that the FD outperform the Zernike moments in all cases, and our results are similar to or better than (for COIL and AR-faces databases) performances obtained by other authors using the same databases [22, 24, 25].

### 3.2 Robustness against noise

In order to study the robustness of FD against noise addition, we evaluated the classification error obtained using a noisy database. This database was created by adding some Gaussian noises to the COIL images. In order to test several noise levels, we created databases with different standard deviations $S_d$ ($0.08 < S_d < 0.23$). Some examples of noisy images are depicted in Fig. 2.

Table 2 presents our results with noisy databases. Results show noise has little influence on classification performance.

### 3.3 Robustness with respect to lighting variation

We performed several robustness tests with lighting variations using a self made database of 15 objects. We

**Table 1** Performance evaluation (error rate using cross-validation)

| SVM, RBF kernel $\sigma_{opt} = 0.1$ | COIL | ORL | AR-faces |
|---|---|---|---|
| LAFs [24] | 0.1% | NA | NA |
| Nearest-neigbor [20] | NA | 2.1% | NA |
| Gabor wavelet [19] | NA | 15% | NA |
| Eigenface—SVM [22] | NA | NA | 5% |
| Fourier Descriptors | 0.09% | 9.5% | 2.31% |
| Zernike moments | 0.22% | 25% | 10.61% |

**Fig. 2** Sample of COIL noisy object

provided images corresponding to two lighting conditions (Fig. 3). We trained the system with images taken in the first lighting conditions and we tested the data set obtained with the second lighting conditions.

In this experiment, we introduced a pre-processing step which consist of contour extraction based on a simple Sobel filter. The results are depicted in Fig. 4. The horizontal axis represents the learning sample percentage and the vertical axis represents the error rate. We observe that, as expected, contour extraction improves the results, since the error $e < 5\%$ is obtained when only 4% of samples are used during the training step, while without contour extraction the error is $e \approx 10\%$. A lower image number is therefore required using contour extraction as a preprocessing step.

These experiments show that FD can be used for real time applications such as face recognition [20] and quality control by artificial vision. For all these applications, high-speed custom hardware is often useful and sometimes necessary.

## 4 Hardware implementation

### 4.1 General specification

Recently, some research has been launched on the subject of hardware and software (HW/SW) co-design. The co-design approach consists of several steps such as, high

**Table 2** Robustness against noise (error rate using cross-validation)

| Standard deviation of Gaussian noise | Zernike moments (%) | Fourier Descriptors (%) |
|---|---|---|
| 0.08 | 0.29 | 0.36 |
| 0.16 | 0.34 | 0.40 |
| 0.23 | 0.43 | 0.38 |

**Fig. 3** Different lighting conditions

level HW/SW co-simulation partitioning and system prototyping. The co-design approach analyzes the timing of the different portions of the algorithm. The time extensive parts are implemented in hardware if resources thus permit. This is known as "Hardware acceleration". Using the co-design methodology in embedded systems development provides the capability of meeting strict design constraints in terms of power, size and timing. We analyzed the full recognition process in order to determine which part of the algorithm needed to be accelerated.

As mentioned in Sect. 1, the object recognition process is divided into two steps: training and decision. During both steps the input image is resampled to 128 × 128 pixels, and a standard FFT is computed for each color channel (red, green, and blue; Fig. 5). The three corresponding FD are computed from the FFT values. The final size of the vector used for classifier training is $d = 63 \times 3 = 189$ (the first component value for each channel is used for normalization). The result of the training step is the model (set of support vectors) determined by the SVM based method.

During the decision step, which is the only one computed in real-time, the FD are computed in the same way, and the model determined during the training step is used to perform the SVM prediction. The output is the image class (Fig. 6).

In our applications (face or object recognition for quality control by artificial vision), the complexity of the decision function is lower than that of the feature computation. Typically, we obtain around 100 support vectors, so the SVM prediction can be performed in 5 ms on a standard PC, whereas the FD extraction is completed in 30 ms. We, therefore, decided to implement FD computation on hardware to accelerate the process.




**Fig. 4** Influence of contour-extraction on classification error




**Fig. 5** Training process




**Fig. 6** Decision process




**Fig. 7** WILDCARD block diagram [28]

## 4.2 Prototyping platform and design methodology

In order to implement the full HW/SW co-design, we used a prototyping platform developed by Calgary University and the MPEG/ISG group [26, 27]. The platform is based on a standard PC and a single PCMCIA FPGA-based board. This board is the WILDCARD PCMCIA (Xilinx Virtex II XCV3000) card from Annapolis Micro Systems [28] and is plug-compatible into a laptop Cardbus slot. The WILDCARD has a very compact architecture with a Virtex II 3000K FPGA from Xilinx, and two SRAM banks, each 256 KB in size. The WILDCARD uses the 32-bit CardBus interface, using a dedicated chip to provide this bus support. The architecture block diagram is presented in Fig. 7.

Each of the two memory blocks, referred to as the right and left memory banks, is 64K × 32-bit RAM module, with a 16-bit address bus and 32-bit data word. The FPGA can write and read from the right and left memories independently. The host interface is through a 32-bit CardBus (PCMCIA) controller that operates at a 33 MHz clock frequency. Data transfers to and from the PC host are performed via the control of a set of C program driver calls that interface with the CardBus controller which, in turn, interfaces with the LAD bus to send data to, and retrieve data from, the FPGA [28].

A standard HDL-based design methodology was used. We model the algorithm using the VHDL hardware description language; we functionally verify the correctness of the algorithm in the custom architecture, and then we synthesize the architecture onto a set of resources to produce a circuit mapped to target the FPGA device. VHDL modules that come with the card are written to target a specific synthesis tool.

The VHDL modules are easily interconnected to a PCI interface using the application programming interface (API) provided by the WILDCARD vendor. These modules are hardware accelerators that can be controlled and called from the host with a high abstraction level. Indeed, from the host's point of view, the accelerator's calls can be considered as usual C functions. The set of hardware accelerators is a co-processor which provides a high level of parallelism (intrinsic parallelism of the FPGA, and parallelism obtained by the association of the host and the FPGA). Most of the platform's IP have been developed in an image compression context to achieve real time performances [29, 30]. We propose to take advantage of the Wildcard platform capacities for our color object recognition application.

## 4.3 Architecture for FD implementation

### *4.3.1 Global architecture*

The aim of our work is to achieve the hardware implementation of FD computation according to formula (2). The processing can be split in two computational steps:

- Computation of the Fourier transforms $\hat{f}$ of the image $f$, using 2D FFT.
- Computation of some integral expression of $\hat{f}$ over circles in the frequency plane.

The proposed architecture is shown in detail in Fig. 8. It is constituted of five main units: input/output FIFO memories, 2D-FFT accelerator, FD accelerator, a set of two temporary memories, and a controller based on a finite state machine (FSM) which controls the process. The proposed architecture has two basic FIFO (RAM) blocks of 4K. The FIFO_in and FIFO_out are in charge of data exchange between the host and the 2D FFT accelerator. These units simplify task scheduling and prevent asynchronization.

### *4.3.2 2D FFT computation*

The 2D FFT was designed to support large size images. For instance, we propose in this paper a core implementation for 128 × 128 color images. The 2D FFT is processed for each color channel (red, green and blue). The accelerator is based on the Xilinx standard Logic Core 1D FFT IP Core configured for 128 points, operating using 16-bit data. This




**Fig. 8** Data-flow architecture of the hardware accelerator




**Fig. 9** Diagram block of 2D-FFT computation

FFT core implements the Cooley-Tukey algorithm, using pipeline and streaming I/O. This solution offers continuous data processing. The core is able to perform transform calculations on the current data frame, while simultaneously loading for the next data frame, and unloading the results of the previous data frame. Depending on the performance required, the architecture can easily be adapted. In the 1D configuration, the design is a low cost solution in term of HW resources. The performance can be increased easily by adapting the IP to process several rows or columns in parallel or by multiplying the number of IP to process the three-color channel simultaneously.

The 2D FFT is separated into rows and columns, so the process is split into two steps:

- In the first step, the FFT-IP is used to compute the FFT 1D of each row of the input image. The results are stored in two memories for real and imaginary parts of the FFT (steps labeled 1 and 2 in Fig. 9).
- In the second, the FFT-IP is reactivated to compute the FFT 1D of the column of the FFT image formed by the previously stored results (steps labeled 3 and 4 in Fig. 9).

The final results are the real and imaginary data parts of the FFT stored in two separate memories (Fig. 9).

### *4.3.3 Circular integration for FD computation*

The integral values to be computed according to Eq. (2) are approximated by accumulating the FFT values, which belong to a centered crown. Each crown is one pixel wide in the Fourier space, and provides one Fourier Descriptor (see Fig. 10). Therefore, 64 FD values are obtained for a 128 × 128 image. The central value is used for normalization (performed by the host) and the other 63 values are the components of the feature vector used for classification.

For each pixel of the Fourier space, the radius of the crown which it belongs to must be determined. In order to avoid this high-cost computation in terms of time processing and hardware resources, we propose that these fixed values be computed off-line and stored in a 128 × 128 ROM.

The architecture of the circular integration is depicted in Fig. 11. The radius-ROM address is determined by the pixel position (row and column values). The radius value read in this radius-ROM is used as an address of the FD-RAM (64 words of 16 bit width), where FD final values




**Fig. 10** Example of considered circles in the Fourier space

are stored. The FD-RAM data output is connected to an adder in order to form an accumulator. The other input of the adder is the squared value of the FFT module. The FD-RAM content is initialized to 0 for each new image. The final FD values are read after the last pixel processing, and transmitted to the host using the FIFO_out. One accumulation is composed of four steps:

1. Read the radius in Radius-ROM, and the FFT values in the 2D FFT RAM,
2. Read the previous FD value in the FD-RAM and compute the squared FFT module,
3. Add the previous FD value and the squared FFT module,
4. Store the resulting value in the FD-RAM.

A control unit schedules the data flow.

### 4.4 Experimental results

The architecture described above was simulated and implemented targeting Xilinx FPGA. The hardware implementation results are shown in Table 3, for one color channel $128 \times 128$. The working frequency is about 33 MHz.

The execution time of the same part of the algorithm, using the same optimizations (use of radius-ROM) on $\mu$P-based with Pentium 4 (2.81 GHz) is 10 ms. The execution time of the FPGA implementation part is approximately 0.5 ms. Taking into account the time required for data transfer between the host and the Wildcard, the whole execution time of the SW/HW process is around 1 ms. The acceleration factor is therefore about 10.




**Fig. 11** Block diagram architecture for computing Fourier Descriptors

**Table 3** Synthesis of results of Fourier Descriptor implementation

| Logic utilization | Used | Available | Utilization (%) |
|---|---|---|---|
| Number of slices | 2,900 | 14,336 | 20 |
| Number of slice flip flops | 3,495 | 28,672 | 12 |
| Number of 4 input LUTs | 4,072 | 28,672 | 14 |
| Number of bonded IOBs | 68 | 484 | 14 |
| Number of BRAMs | 41 | 96 | 43 |
| Number of MULT 18 × 18s | 14 | 96 | 15 |

## 5 Conclusion

An efficient FPGA-based architecture for hardware acceleration of FD has been presented in this paper.

The classification performance of the proposed method was evaluated using several standard databases, and revealed that our approach can be useful in many applications of object recognition.

The prototyping platform used is based on a Wildcard, allowing an easy to use co-processing system to be designed. The image acquisition and the final classification using SVM are executed in software, while the feature vector computation is implemented in hardware. This has allowed us to accelerate global execution time in order to meet real time constraints.

The obtained acceleration is around 10 for one color channel, and can be increased using a pipelined model for each color channel.

It is important to note as well that FD can also be used in multiple regions of interest of larger images, or as local feature vectors, as well as in many algorithms based on the windowed Fourier transform. In these cases, for which the window size is frequently smaller than the one presented in this paper (typically $32 \times 32$ of $16 \times 16$ windows) our architecture can easily be adapted to these smaller windows, and duplicated in the FPGA to improve parallelism.

The HW/SW solution presented here may be considered as a first implementation. We also worked in the past on the FPGA implementation of an approximation of the SVM decision function [15]. Our future work will therefore address the integration of the whole recognition process—feature extraction and classification—on the FPGA, freeing the host processor for other tasks.

## References

1. Reyna Rojas, R., Houzet, R., Albenge, M.F., Esteve, D.: Implementation of the SVM neural network generalization function of for image processing. International Workshop on Computer Architecture for Machine Perception (CAMP'2000), Padova, Italy, 11–13 September 2000, pp. 147–151
2. Zhu, J., Sutton, P.: FPGA implementation of neural networks: "a survey of a decade of progress", In: Proceedings of the 13th International Conference on Field Programmable Logic and Applications (FPL 2003), Lisbon, Portugal, 2003, pp. 1062–1066
3. Yang, F., Paindavoine, M.: Implementation of a RBF neural network on embedded systems: real time face tracking and

identity verification. IEEE Trans. Neural Netw. **14**(5), 1162–1175 (2003)
4. Vapnik, V.: The nature of statistical learning theory. Springer, New York (1995)
5. Raj Bahadur, Y., Naveen Nishchal, K., Arun Gupta, K., Vinod Rastogi, K.: Retrieval and classification of shape-based objects using Fourier, generic Fourier, and wavelet Fourier Descriptors technique: a comparative study. Opt. Lasers Eng. **45**, 695–708 (2007)
6. Javier Diaz, F., Buron, A.M., Solana, J.M.: Haar wavelet based processor scheme for image coding with low circuit complexity. Comput. Electrical Eng. **33**, 109–126 (2007)
7. Gauthier, J.P., Bornard, G., Silbermann, M.: Harmonic analysis on motions groups and their homogenous spaces. IEEE Trans. Syst. Man Cybern. **21**, 159–172 (1991)
8. Fonga, H.: Analyse harmonique sur les groupes et reconnaissance de formes. PhD thesis, université de Grenoble (1992)
9. Smach, F., Lemaitre, C., Mitéran, J., Gauthier, J.P., Abid, M.: Colour object recognition combining motion descriptors, zernike moments and support vector. In: Proceeding of IECON'06, IEEE, Paris-CNAM, France, 2006, pp. 3238–3242
10. Crookes, D., Benkrid, K., Bouridane, A., Alotaibi, K., Benkrid, A.: Design and implementation of a high level programming environment for FPGA-based image processing. IEE Proc. Vis. Image Signal Process. **147**(4), 377–384 (2000)
11. Tahir, M.A., Bouridane, A., Kurugoullu, F.: An FPGA based coprocessor for GLCM and Haralick texture features and their application in prostate cancer classification. Analog Integr. Circuit Signal Process. **35**, 205–215 (2005)
12. Nguyen, D., Halupka, D., Aarabi, P., Sheikholeslami, A.: Real-time face detection, lip feature extraction using field programmable gate arrays. IEEE Trans. Syst. Man Cybern. B Cybern. **36**(4), 902–912 (2006)
13. Mukherjee, R., Jones, A., Banerjee, P.: System level synthesis of multiple ip blocks in the behavioral synthesis tool. International Conference on Parallel and Distributed Computing and Systems (PDCS), 2003
14. Guo, Z., Mitra, A., Najjar, W.: Automation of IP core interface general for reconfigurable computing. 16th International Conference on Field programmable Logic Applications (FPL 2006) Madrid, Spain, 2006
15. Mitéran J., Bouillant, S., Bourennane, E.: SVM approximation for real-time image segmentation by using an improved hyperrectangles-based method, real time imaging. Elsevier **9**(3), 179–188 (2003)
16. Niyogi, P., Burges, C., Ramesh, P.: Distinctive feature detection using support vector machines. ICASSP **99**, 425–428 (1999)
17. Schölkopf, B., Smola, A., Müller, K.-R., Burges, C.J.C., Vapnik, V.: Support vector methods in learning and feature extraction. Aust. J. Intell. Inf. Process. Syst. **1**, 3–9 (1998)
18. http://www.columbia.edu/CAV
19. Hjelmas, E.: Face detection: a survey. Comput Vis Image Underst **83**(3), 236–274 (2001). http://www.ingentaconnect.com/content/els/10773142/2001/00000083/00000003/art90921
20. Huang, R., Pavlovic, V., Metxas, D.N.: A hybrid face recognition method using Markov random field's. In: Proceeding of ICPR, 2004, pp. 157–160
21. ORL face database, AT&T Laboratories, Cambridge, U.K. http://www.cam-orl.co.uk/facedatabase.html
22. Martinez, A.M.: Recognition of partially occluded and/or imprecisely localized faces using probabilistic approach. In: Proceeding of IEEE Computer Vision and Pattern Recognition, CVPR'2000, pp. 712–717
23. Khotanzad, A., Yaw, H.H.: Invariant image recognition by Zernike moments. IEEE Trans. PAMI **12**(5), 489–497 (1990)
24. Obrzalek, S., Matas, J.: Object recognition using local affine frames on distinguished regions. In: Electronic Proceeding of the 13th British Machine Vision Conference, University of Cardiff, 2002, pp. 113–122
25. Guo, G.D., Li, S., Chan, K.: Face recognition by support vector machines. In: Proceedings of International Conference on Automatic Face and Gesture Recognition, 2000, pp. 196–201
26. Yifeng, Q., Badawy, W.: Tutorial on an Integrated Virtual Socket Hardware-Accelerated Co-design Platform for MPEG4-Part9 ISO/IEC JTC1/SC29/WG11 M12789, Bangkok, Thailand, January 2006, pp. 3–28
27. Schumacher, P., Mattavelli, M., Chirila-Rus, A., Turney, R.: A virtual socket framework for rapid emulation of video and multimedia designs. In: Multimedia and Expo, ICME 2005, 6–8 July 2005, pp. 872–875
28. Annapolis Microsystems Inc., Annapolis WILDCARD System Reference Manual, Revision 2.6. http://www.annapmicro.com (2003)
29. Dubois, J., Mattavelli, M., Pierrefeu, L., Mitéran, J.: Configurable motion-estimation hardware accelerator module for the MPEG-4 reference hardware description platform. In: Proceeding of IEEE International Conference on Image processing (ICIP), vol. 3, Genova, 11–14 September, 2005, pp. 1040–1043
30. Kinane, A., Muresan, V., O'Connor, N.E., Murphy, N., Marlow, S.: Energy-efficient hardware architecture for variable N-point 1D DCT. In: Proceeding of PATMOS, 2004, pp. 780–788

## Author Biographies

**Fethi Smach** was born in Tunisia in 1976. He received a Master degree in Computer science from University of Sfax, Tunisia in 2003. He is currently finishing his Ph.D. thesis at the University of Burgundy. His fields of interest are "algorithms for pattern recognition and realtime implementation of those, classification algorithms". Besides the academic side, he is interested with hunting.

**Johel Miteran** received the Ph.D. degree in image processing from the University of Burgundy, Dijon, France in 1995. Since 1996, he has been an assistant professor and since 2006 he has been professor at Le2i, University of Burgundy. He is now engaged in research on classification algorithms, face recognition, acess control problem and real time implementation of these algorithms on software and hardware architecture.

**Mohamed Atri** born in 1971, received his Ph.D. Degree in Micro-electronics from the Science Faculty of Monastir in 2001. He is currently a member of the Laboratory of Electronics & Micro-electronics. His research includes Circuit and System Design, Image processing, Network Communication, IPs and SoCs.

**Julien Dubois** is associated professor at the University of Burgundy since 2004. He is a member of the Laboratory Le2i (UMR CNRS 5158). He is working on co-design implementation, smart camera and image compression. He is a member of MPEG committee. In 2001, he received the PhD in Electronics from the University Jean Monnet of Saint Etienne (France). In 2002, he joined EPFL based in Lausanne (CH) and work in the "Institut de traitement des signaux" (ITS) to develop a co-processor, based on FPGA, for a new CMOS camera.

**Mohamed Abid** is currently professor at Sfax University in Tunisia. He holds a Diploma in electrical engineering in 1986 from the University of Sfax in Tunisia and received his PhD degree in computer engineering in 1989 at University of Toulouse in France. His current research interests include Hardware-Software System on Chip co-design, reconfigurable FPGA, real time system and embedded system. Dr. Abid has authored/co-authored over 150 papers in international journals and conferences. He served on several technical program committees and as a co-organizer of several international conferences. He also served Guest Editor of special issues of two international journals.

**Jean-Paul Gauthier** was born in 1952. He is currently a Professor at the University of Burgundy in the Dpt of Electrical Engineering. He got his PHD in physics in 1982. He got the medal of "Institut Universitaire de France" in 1992 and was a member of this institute from 1992 to 97. He got a Featured review of the American Mathematical Society in 2002, for his work on the subanalyticity of Carnot-Caratheodory distances. His fields of interest are Automatic Control, Robotics, Signal and Image Processing, and Deterministic Observation Theory (he wrote a reference book at Cambridge University Press in 2001 on this last topic). Besides his academic activities, he is a member of « Federation Française de Go », "Ligue des Libres penseurs" and "Amicale des pêcheurs à la ligne de Longvic".